The top Verilog file of this example is fpga_top.v If you want to run this example on FPGA from other manufacturers, you only need to rewrite the constraint file, without modifying the Verilog code.

It is specifically used to store output of the encrypter/decrypter block. The output is the encrypted data that is obtained from the encrypter/decrypter block and passes the information using its one ...